Software releases

New Release: Debian Stretch update for the VAR-SOM-MX7 module family
Release date: 02/04/2018
Variscite is pleased to inform about the new Debian Stretch update for our VAR-SOM-MX7 module family.
Modules: VAR-SOM-MX7 (includin
Release: mx7-som-debian-recovery-sd.v51 (Debian 9, Stretch).
Noteworthy updates:
- U-Boot: Add SPL support – and read DDR values & production info from EEPROM
- Critical update that allows future-proofing your SW build and automatically support new DDR3 component generations
- WiFi/Bluetooth startup sequence update
- Fix a rare case of WiFi firmware load failure on VAR-SOM-MX7-5G
- FreeRTOS/M4 RPMsg fix
- The hard-coded vring buffer has been removed from the driver: input the vring buffer by device tree node
- rc.local: Adapted runtime PM fix to kernel 4.9.x
- Limit the max CPU freq. to 1 GHz in accordance with its specification
- U-Boot: Add support for custom kernel args by setting a kernelargs env. var.
- U-Boot: Add option to import the env. from a text file, uEnv.txt
- U-Boot: Remove unused pads from NAND configuration
- Use tar.gz instead of tar.bz2 for the eMMC/SD card rootfs
- Its extraction on the target is much faster while its compression ratio is only a little lower.
- Add the net-tools package by default
- This package includes tools like arp, ifconfig, netstat, route, etc.
- debian-nand.sh: Preserve the NAND flash erase counters
- Fix OV5640 driver for S_FMT and MX6S SOC drivers
- Disable SAI2 in device tree
- By default, SAI2 is not connected to Bluetooth PCM, so leave it free as GPIOs
External Information
Release notes
Developers info
Latest Posts
Stay current with software updates – Keep your Variscite SoMs performing at their best with our latest software releases.
Debian Bookworm 6.6.y_24.12-v1.2 for i.MX 8M Nano modules: VAR-SOM-MX8M-NANO
Debian Bookworm 6.6.y_24.12-v1.2 for i.MX 8M Nano modules: VAR-SOM-MX8M-NANO
Variscite is bringing its System on Module (SoM) portfolio into the CELUS Design Platform, giving engineers a faster way to move from initial concept to a production-ready design, with much of the manual component-selection work automated away. The integration pairs Variscite’s hardware with CELUS’ AI Design Assistant, aimed at cutting time out of the early, slow-moving stages of hardware design.
Pierluigi Passaro, Variscite’s R&D expert, introduces the VAR-SOM-6UL – a highly flexible module offering a wide range of interfaces and connectivity options in a design optimized for power, size, and cost. As a member of Variscite’s VAR-SOM Pin2Pin family, it allows developers to scale performance and features without changing the carrier board design.



